

Fig 1

Transmit 201

Receive 202




Fig 2




Fig 3






Fig 4

Packet Structure


payload 511



570




520



address + 4

F.85



F. 86




Fig 7

FIG. 8





Fig 8

TOGETHER



sync + packet type

Fig 9A

BIT BUFFER		A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT		0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION		/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	
"10" DETECTION		0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	
RESULT		0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	
Symbol																												
STARTING POINTS																												

FIG.10

Fig 9B

910




Fig. 9C

~~CONFIDENTIAL~~




FIG 10




Fig 11

FIG. 11




Fig 12

DATA SEQUENCE




Fig 13




Fig 14

FIG. 14 is a flowchart of a packet transmission process with preemption handling.




Fig 15

Switch Network

1630






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18

FIG. 19A





Fig 19A

1901



F: 8 19B

PR-20

Handle
Error

1921

receive
error type
information

1922

receive
packet id
information

1923

Generate
error packet

1924

send error
packet to
host

Done

19C

1921 1922 1923 1924

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

TABLE 2

Block Disparity +4	Symbol 1 101010101	Symbol 2 00110110101010111	Symbol 3 01101010111	Symbol 4 110101010
	Alternate Bit Inversion	Bit Inversion		
	000000000	110001001	010101000	001010101

Fig 21A




Fig 21B




Fig 21C

Packet = 00000000




Fig 22




Fig 23

FIG. 24




Fig 24




Fig 25-




Fig 26




Fig 27




Fig 28




Fig 29

FIG. 29

Multiport Memory Device 3000





Fig 30

Physical Layer



Rx0 Tx0 ... RxN TxN

Fig 31 3119

Input Queue 3201		Output Queue 3202	
Port	R/W	Valid	Port Data
3	R	1	3 11...0
4	W	0	
3	W	0	
3	R	1	3 101...1
	:		:

Fig 32




Fig 33




Fig 34





Fig 35

Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A

FIG. 37B




Fig 37B

Fig. 38A




Fig. 38A






Fig. 38B






Fig 40




Fig 41

Figure 42A

$[V_{N-1}, V_N] = [1, 0]$




Fig 42A

Figure 42B

$[V_{N-1}, V_N] = [0, 0]$




Fig 42B





Fig 42C

4301

4301

Half line




LD = 1, iHF = 0, iPTR = "001000000"

SYNC. Mark

4302

Half line



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43




FIG. 44





Fig 45

Fi₈ 46




FIG 47A




FIG 47B

1. The first character is a null character.





Fig 48 B